HDL Works

Specializing in the world of multi-domain co-design, the editor HDL Works It positions itself more specifically in the field of collaboration between components such as FPGAs, microcontrollers and PCBs, offering solutions to ensure consistency between these two worlds. 

Co-design solutions that break down the barriers of multi-board/cable/FPGA development

Areas of intervention

In complex electronic systems, manually checking the interconnections between multiple PCBs/backplanes/cables – harnesses – is time-consuming, tedious, and prone to errors.

Beyond the significant time spent on this manual task, verification is generally limited to the interconnections between the connectors of two cards and is carried out using spreadsheets.

No automated control of the connections between the FPGA/µC pins and their PCB implementation

Manual verification does not cover interconnections between components.

Software solution

BoardTrace

In complex electronic systems, manually checking the interconnections between multiple PCBs is time-consuming, tedious, and prone to errors.

BoardTrace simplifies this critical step: it centralizes all your PCB netlists, allows you to easily define connections between boards, and provides a clear and structured view of all your interconnections. The result: you save time, reduce errors, and secure your designs, while accelerating your development cycles.

IO Checker

IO Checker is a true codesign tool for I/O signals between the FPGA world and the PCB world, in order to automatically check the consistency of the FPGA I/O with the PCB signals.

Ease

Whatever your FPGA, EASE is a Front end tool for collaborative FPGA design, with a hierarchical organization of your project, including interfaces to FPGA foundry tools, and functional simulators. It also allows verification of compliance with HDL coding rules (Linting), and generation of the report in HTML format of the FPGA project.

HDL Companion

HDL Companion is the complementary tool for the software of FPGA founders (Vivado, Quartus, Diamond, Libero), allowing:

  • Visualization of the hierarchical organization of a FPGA project
  • Navigation through Signal, Variable, Process, Entity, Component…
  • Verification of compliance with HDL coding rules (Linting)

Explore more!

Access in-depth technical resources to fully leverage our software solutions. A dedicated space to take your analyses and electronic projects further.

 

To learn more, watch the demonstration video in French.

Do you have any questions ?

 

Our experts will help you evaluate, test, and integrate the solution best suited to your project. Contact us for a simple question, a demonstration, an evaluation license, or a targeted technical discussion.